Design and Implementation of ALU Using Graphene Nanoribbon Field‐Effect Transistor and Fin Field‐Effect Transistor

Abstract

Arithmetic and logical unit (ALU) are the core operational programmable logic block in microprocessors, microcontrollers, and real‐time‐integrated circuits. The conventional ALUs were developed using complementary metal oxide semiconductor (CMOS) technology, which resulted in excessive power consumptions, path delays, and number of transistors. Therefore, this article focuses on the design and development of hybrid delay‐controlled reconfigurable ALU (DCR‐ALU) using field‐effect transistor (FinFET) and graphene nanoribbon field‐effect transistor (GnrFET) technologies. Initially, a novel carry output predictable full adder (COPFA) and carry input selectable full adders (CISFA) are developed using multiplexer selection logic; then, delay‐controlled hybrid adder (DCHA) and delay‐controlled hybrid subtractor (DCHS) are developed using these full adders. In addition, a unified delay‐controlled hybrid adder and subtractor (DCHAS) is developed by combining these DCHA and DCHS. Further, a delay controller array multiplier (DCAM) also developed using DCHA modules. Finally, DCR‐ALU is developed by adopting the DCHAS, DCAM, and logical operations. The obtained simulation results shows that the proposed nanotechnology‐based models outperformed the conventional adders and subtractors in terms of area, power, and delay reduction.