Abstract
A novel approach to CMOS logic gate design, using elements of diode-transistor logic (DTL), has been applied to multiple-input NAND gates. The resulting circuits have been compared with equivalent static CMOS designs, and are shown to offer several advantages.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
