Abstract
This paper presents a novel architecture for LDPC codes using Wave pipelining technique. LDPC approaches the near Shannon limit and it was analyzed using sum-product algorithm. Wave pipelining technique overcomes the drawbacks of conventional pipelining, namely latency overhead and area overhead. The proposed architecture is designed with different stages of pipelining and the performance is compared with that of wave pipelined architecture. Synthesis report proves that the wave pipelined architecture reduces the area overhead and latency overhead. As an extension of the work, the multiplier module is analysed with floating point representation. LDPC codes find its applications in WLAN (IEEE 802.11n) and MIMO OFDM.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
