Abstract
In embedded memories as the feature size is decreasing continuously. The demand of low power design has increased. In this paper analysis has been performed on conventional 6T SRAM cell and proposed single ended 8T SRAM cell. Here the proposed 8T SRAM cell has the advantage of low power consumption ad high read static noise margin. The paper also includes SRAM cell arrays of both 6TSRAM cell and proposed single ended SRAM cell. The array comprises of address decoder, sense amplifier. The results shows that 8T SRAM array has the advantage of low power dissipation during read and write states over the array of 6T SRAM cell. The simulations are performed on Tanner EDA tool at 180nm technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.