Abstract
As the size of metal–oxide semiconductor field-effect transistors (MOSFETs) is shrinking, there are new challenges at different stages of very-large-scale integration (VLSI) design flow. Several devices are densely placed compared to the older counterparts. 3-D integrated chip (3-D IC) packaging is one of the famous packaging technologies where in IC contains multiple dies having various modules or subsystems interconnected through silicon via TSVs. One of the major challenges in 3-D IC packaging is thermal management. This article proposes a descending order thermal distribution (DOTD) partitioning algorithm that helps to improve heat sinking in flip-chip based 3-D ICs along with reducing the number of TSVs. The proposed algorithm is run on thermal benchmark circuits from VLSI Computer-Aided Design (CAD) Lab of the University of California and results are compared with different partitioning algorithms. It shows that the proposed partitioning algorithm gives better thermal distribution facilitating improved heat sinking in 3-D ICs along with up to 14.54% reduction in TSV.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Components, Packaging and Manufacturing Technology
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.