Abstract
This paper proposes and analyzes a CMOS divide-by-8 injection locked frequency divider (ILFD) with a divide-by-2 ring oscillator stacked on a capacitive cross-coupled oscillator used as an LC divide-by-4 ILFD. The divide-by-8 ILFD in the TSMC $0.18~\mu \text{m}$ 1P6M CMOS process has a locking range from 15.5 GHz to 17.8 GHz at the power consumption of 10 mW. The varactorless divide-by-8 ILFD occupies a small area of $0.8044\times 0.72$ mm2. The ILFD can be used in divide-by-4 mode and has a locking range from 4.8 GHz to 10.6 GHz at the power consumption of 10.43 mW. The ring oscillator based frequency divider (FD) is designed with a pair of differential outputs so that the whole divide-by-8 ILFD provides differential output. The ring oscillator FD uses unbalanced component parameters to optimize the circuit performance and it supplies two unbalanced tail currents to the LC ILFD, which also provide unbalanced outputs despite the circuit topology is a symmetric one. The unbalanced approach offers design flexibility.
Highlights
DIVIDE-by-eight frequency dividers (FDs) are used in sliding-IF receivers [1], [2] and phase-locked loops as shown in Fig. 1 [3], [4]
This paper proposes a ÷8 LC injection locked frequency divider (ILFD) with the architecture shown in Fig. 2(e) using a tail-injected ring oscillator based divide-by-2 FD stacking on a high frequency capacitive crosscoupled direct injection divide-by-4 LC ILFD
This paper designs and analyzes a CMOS ÷8 ILFD consisted of a high-frequency direct injection ÷4 capacitive cross-coupled LC ILFD stacked under a low-frequency tail injection oscillator based ÷2 FD
Summary
DIVIDE-by-eight frequency dividers (FDs) are used in sliding-IF receivers [1], [2] and phase-locked loops as shown in Fig. 1 [3], [4]. They can be designed with three ÷2 current mode logic (CML) flip-flop-based frequency dividers (FDs) [5], [6], [7] or three ÷2 LC-tank injection-locked frequency dividers (ILFDs) The former has the merit of wide locking range without frequency tuning mechanism and compact size but it expenses high energy at very high frequencies. This paper proposes a ÷8 LC ILFD with the architecture shown in Fig. 2(e) using a tail-injected ring oscillator based divide-by-2 FD stacking on a high frequency capacitive crosscoupled direct injection divide-by-4 LC ILFD.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.