Abstract

In this paper, we propose a reverse converter from the balanced Residue Number System (RNS) with low-cost moduli set {2^n, 2^n−1, 2^(n + 1)−1} to the Binary Number System (BNS). The proposed method is based on the Chinese remainder theorem with fractions (CRTf) for the reverse conversion device. Constant coefficients are calculated in detail, where the bit width depends only on the value of n. Proposed a device architecture using parallel adders to speed up calculations. Hardware modeling of a reverse converter from balanced RNS with moduli set {2^n, 2^n−1, 2^(n + 1)−1} to the positional number system (PNS) was carried out using the field-programmable gate arrays (FPGA) in the VHDL. The results show that the proposed method achieves a faster performance by an average of 8.5% and lower hardware costs by an average of 10.5% compared to the state-of-the-art method. The proposed development can find wide applications in both digital signal and image processing based on RNS.KeywordsResidue number system (RNS)Chinese remainder theorem (CRT)Reverse conversionChinese remainder theorem with fractions (CRTf)RNS balanceHardware design

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.