Abstract

There are two categories of frequency synthesizer: 1) The Phase-Locked Loop (PLL) Based. 2) The Direct Digital Frequency Synthesizer (DDFS) Based. Excellent frequency resolution, fast switching, continuous-phase operation, and lower phase noise can be easily obtained in DDFS. The DDFS-based frequency synthesizer plays an important role in modern communication systems and measurement instrumentation due to its significant performance over PLL-based synthesizers. In this thesis, based on the DDFS design with the trigonometric octuple angle formula of a cosine function, the DDFS is simulated and implemented. The devised DDFS is manufactured, taped out, and verified with the TSMC 0.18um Mixed-Signal 1P6M CMOS process via the assistance of the Nation Chip Implementation Center.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.