Abstract
In this paper, we present constraint definitions, how to extract them, the existing extraction methods, and our methods. Because the analog signal is sensitive to noise and parasitics, various layout constraints have to be taken into account in the design of high performance analog circuits. In this paper, two methods are proposed to extract these layout constraints from analog circuits, such as grouping, symmetry and matching. Circuits are represented as bipartite graphs. Group constraints among devices are generated by means of signal flow analysis on the circuit. Symmetry constraints are extracted by solving graph isomorphism. Matching constraints can be generated by pattern recognition. The experimental results demonstrate the effectiveness and efficiency of the proposed methods.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
