Abstract
A method is proposed for the synthesis of combinational circuits in FPGAs subject to programmable-resource utilization. The method is evaluated by computer simulation. The circuit-optimization criterion is the degree of utilization of FPGA logic units and interconnects.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
