Abstract
A new superconducting logic family, complementary output switching logic (COSL), is proposed. The family consists of AND, NAND, OR, NOR, and XOR gates. The performance of the gates is predicted with a procedure that evaluates the dynamic performance when all circuit parameters are randomly varied around the nominal values. The simulated performance of the gates is compared with modified variable threshold logic (MVTL) at 5 GHz and 10 GHz. The functionality and margins of the COSL gates are verified by measurements at low speed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
