Abstract
This letter presents a compact load network for Doherty power amplifier (DPA) integrated circuits (ICs) using ${\pi }$ -type left-handed (LH) and right-handed (RH) transmission lines (TLs) based on lumped components. The quarter-wave impedance transformers based on the LH TLs and a compensation method for the internal shunt capacitance using a shunt inductor were adopted for the impedance matching networks. The ${\pi }$ -type LH and RH TLs for the matching networks and a combining network can be further simplified by merging adjacent shunt components. In order to verify the proposed load network, a 2.6-GHz DPA IC was designed and fabricated using a 0.4- ${\mu }\text{m}$ gallium nitride high-electron-mobility transistor process for small-cell base stations. The overall size of the chip is $1.7\times 1.8$ mm2 and the chip was mounted on a quad flat no-leads package. For a long term evolution signal with a signal bandwidth of 10 MHz and a peak-to-average power ratio of 6.5 dB, a high drain efficiency of 52.2% was obtained at an average output power of 34.0 dBm.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
