Abstract
The authors of the original paper [see ibid., vol. 34, no. 22, p. 2090-1, 1998] proposed a shared multi-buffer asynchronous transfer mode (ATM) switch that uses the cyclic address queue method. In this comment we show that the proposed architecture has several shortcomings: loss of cell sequence, blocking effect at the read-out stage, and high hardware cost/complexity.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have