Abstract
In the context of industrial designs, circuits are based on many IPs defined on their own clock domain. It leads to globally asynchronous locally synchronous designs. The transmission of data between clock domains must be carefully verified to avoid metastability, inconsistency and data loss. EDA tools propose a strategy based on a minimal detection of a synchronizer structure. Conversely, in this paper we propose a meta-model of synchronizer that speeds up the proof and ensures its better automation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
