Abstract

DRIVEN by low noise applications, Pinned Photodiode (PPD) [1]-[3] CMOS Image Sensors (CIS) have recently become the main image sensors technology for both commercial and scientific applications. The PPD (schematized in Fig. 1a) consists in a buried photodiode, where the surface p+ implant, also referred to as pinning-implant, pins the surface at the substrate potential. This peculiar structure not only reduces the dark current (by isolating the PPD from the charges generated at the SiO 2 -Si interface), but also limits the maximum PPD potential, often referred to as pinning voltage [4], which corresponds to the full depletion condition. The presence of this “potential floor” enables true charge transfer from the PPD to the collection node (or to another buried channel), whereas in standard photodiodes only charge sharing between two capacitances is possible. The combination of these unique features has led in the last decade to the development of several PPD-based detectors for high speed applications, such as Time of Flight (ToF) applications [5]-[8], which require high speed readout of small packets of photo-charges. One of the main challenges involved in PPD-based high speed detectors is to reach the best temporal resolution by maximizing the charge transfer speed from the photo-generation site to the collection node. The transfer speed becomes even more critical for applications, such as space imaging applications, which require pixel pitches of several tens of μm (for example for optics-related constraints [9]). In the last decade much effort has been put into improving charge transfer speed by introducing a drift field in the PPD by modulating the PPD local potential [5], [7], [10]-[13]. However the existing solutions often involve design and/or geometrical constraints, can require the use of a custom technology, or might not be implementable for large pixel pitches (where only a small drift field can be induced, as the maximum potential variation which can be generated within the PPD is equal to the pinning voltage [14], which is often of the order of 1V, or lower, to ensure optimum charge transfer toward the floating diffusion (FD)).

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.