Abstract

A novel 2-bits-per-transistor mask-programmable read-only memory (mask ROM) device with gate-to-drain nonoverlapped implantation (NOI) is investigated in this paper. The NOI mask ROM can be coded by using the lightly doped drain implantation mask and related processes. This simple coding scheme is fully compatible with industrial CMOS processing. The measured threshold voltage difference DeltaVth between the two logic states (ldquo0rdquo and ldquo1rdquo) of the devices is approximately 0.6 V. Moreover, DeltaVth can be improved when the pocket implant is incorporated into the NOI region based on the device simulation. The characteristics of this NOI mask ROM, including 2-bits-per-transistor operation, body effects, hot carrier impact, and array layouts, are investigated. By sharing the same array layout and readout circuit, the potential of NOI devices' seamless migration between the mask ROM and electrically erasable programmable read-only memory functions are also demonstrated.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.