Abstract
This chapter emphasizes the synchronous sequential machine design. The major aim of the chapter is to develop a working-level understanding of asynchronous finite state machines (FSMs), their design and analysis, and to design state machines that operate at speeds exceeding those possible for their synchronous FSM counterparts. The study of asynchronous FSMs forces one to deal with the complexities of sequential machines in greater depth than was required for the simpler synchronous machines. The study of synchronous FSMs permitted the reader to develop capabilities that are sufficient to design and analyze large systems without having to deal with the intricacies of asynchronous machine design. The chapter explains that all sequential machines have certain characteristics in common. However, there are features owned more or less exclusively by asynchronous FSMs: the presence of memory in the absence of the familiar clocked flip-flop and the appearance of the asynchronous machine as a combinational logic circuit with feedback.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
