Abstract
This paper discusses the design of capacity-approaching irregular low density parity check (LDPC) codes constructed from circulant permutation matrices with low error floors. The experimental results indicate that the performance in the waterfall region of the error curve can be improved by increasing the maximum column degree or by decreasing the fraction of columns with maximum degree in the parity check matrix. To delay the onset of the error floor, several techniques in code constructions are proposed to optimize both the degree distributions and the cycle structures of irregular codes. Having encoder architectures supporting throughputs in the Gbits/s region, the proposed codes are suitable for high-speed applications of various digital communications
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
