Abstract
This paper presents modeling and parameter extraction of the capacitance characteristics of the inverted-staggered a-Si:H TFT in both the depletion and inversion regions of operation. The need for a model of the capacitance with variable gate-source or gate-drain bias is imperative for a robust circuit design. However, the previous model parameter expression is applied to the staggered a-Si:H TFT. In this paper, we investigated the capacitance characteristics and modeling using the new extracted method for the inverted staggered structure. The accuracy of the simulated curves using parameters extracted with the new procedure is verified with measured and calculated data.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
