Similar Papers

Paper Title
Journal
Date
Author
Path selection and pattern generation for dynamic timing analysis considering power supply noise effects
Jing-Jia Liou ... Yi-Min Jiang
-
Jing-Jia Liou, et. al. Jing-Jia Liou ... Yi-Min Jiang
08 Nov 2002
Path selection and pattern generation for dynamic timing analysis considering power supply noise effects
...
-
, et. al. ...
05 Nov 2000
Call for Papers: Special Issue on IR-Drop and Power Supply Noise Effects on Design and Test of Very Deep-Submicron Designs
-
IEEE Design & Test of Computers | VOL. 23
--
01 May 2006
Delay testing considering power supply noise effects
A Krstic ... Yi-Min Jiang
-
A Krstic, et. al.A Krstic ... Yi-Min Jiang
28 Sep 1999
View more papers

More From: IEEE Design & Test of Computers

Paper Title
Journal
Date
Author
Technology insight on demand on IEEE.tv [Back cover - advertisement
-
IEEE Design & Test of Computers | VOL. 29
--
01 Dec 2012
Surrogate Model-Based Self-Calibrated Design for Process and Temperature Compensation in Analog/RF Circuits
Ting Zhu ... Paul D Franzon
IEEE Design & Test of Computers | VOL. 29
Ting Zhu, et. al.Ting Zhu ... Paul D Franzon
01 Dec 2012
Towards more digital content in wireless systems [From the EiC
Krishnendu Chakrabarty
IEEE Design & Test of Computers | VOL. 29
Krishnendu ChakrabartyKrishnendu Chakrabarty
01 Dec 2012
Digitally intensive receiver design: opportunities and challenges
Rashmi Nanda ... Dejan Markovic
IEEE Design & Test of Computers | VOL. 29
Rashmi Nanda, et. al.Rashmi Nanda ... Dejan Markovic
01 Dec 2012
View more papers

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.