Abstract
In this paper, we present an I–V model for LDMOSFETs. It is based on modeling the Lightly-Doped Drain (LDD) region of the device as voltage-controlled resistors where velocity saturation effect is also taken into account. Using the LDD region model along with a model for the channel region of the device, the on-state I–V characteristic of the transistor is accurately calculated. The models for the LDD region resistors can be incorporated into a circuit simulator such as HSPICE which has an accurate model for the channel region of the transistor. The accuracy of the models is verified by comparing its results with those of a device simulator. The results show a maximum error of 1% for a wide range of voltages and overlapped LDD region lengths.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
