Abstract
The linear RC delay model is commonly used in timing simulators for MOS digital circuits. Most simulators only handle tree networks, not arbitrary networks. More precisely, these simulators treat all networks as if they were trees. Currently, the only alternative is to invert the node-conductance matrix of the RC network numerically. Upper and lower bounds on signal delays in general RC networks are derived. The idea is to bound (element-wise) the inverse of the node-conductance matrix of the network, and use these bounding matrices in formulas for estimating signal delays in RC networks. Evaluating the bounds requires finding the least-resistance paths and the maximum cut between the input mode and the rest of the nodes in the network. For tree networks, the bounds coincide and are the same as those found by using a method due to P. Penfield, et al. (1970). >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.