Abstract
A novel BiCMOS logic circuit is described that provides high-speed rail-to-rail operation with only one battery cell (1–1.5 V). The proposed circuit utilises a novel pull-down scheme that involves bootstrapping the base of the pull-down pnp bipolar junction transistor to a negative potential during the pull-down transient period. Circuit simulations have shown that the proposed circuit outperforms the transient-saturation full-swing BiCMOS and the bootstrapped bipolar CMOS circuits in terms of delay, power and cross-over capacitance for all simulated supply voltages.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
