Abstract
Based on direct digital frequency synthesizer ( DDS ) of the working principle, designfunction signal generator based on FPGA chip as the core, the application of Verilog language andQuartus II provided by software schematic design function, completed a system circuit design, using Modelsim on the circuit in the simulation, the simulation results are analyzed, the validationof the design method for the reliability and feasibility.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
