Abstract
A novel digital signal processing algorithm for online estimation of the fundamental frequency of the distorted power system signals is presented. The basic algorithm relies on the development of an efficient variance reduction algorithm; and design of a new stable bandpass infinite impulse response (IIR) second-degree digital integrator (SDDI) with reduced approximation error. Compared with the well-established technique such as the enhanced-phase-locked-loop (EPLL) system, the proposed algorithm provides the following: 1) higher degree of immunity and insensitivity to harmonics and noise and 2) faster response during step frequency change. Structural simplicity, wide range of application, controls over speed and accuracy, and parameter robustness are other salient features of the method. The only limitation as compared with the EPLL system is its slower transient response during step change in signal magnitude. Based on simulation studies, performances of the proposed algorithm at different operating conditions have been presented, and its accuracy and response time have been compared with the EPLL systems.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Instrumentation and Measurement
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
