Abstract
There is a growing tendency for FPGA (Field Programmable Gate Array) IP (Intellectual Property) cores to be embedded in an SOC (System On a Chip). The embedded FPGA cores can improve the flexibility of the SOC chip. However, different SOC varies in the demands on the scale of FPGA tile array. Therefore, a scalable FPGA generator is required. In this paper, an automatic layout generator to support user-defined FPGA array size is introduced and compared with the previous related works. This paper shows that the proposed layout generator based on FPGA tiles is more practical than the previous tools.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
