Abstract
Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design : Chien-in Henry Chen and Joel T. Yuen. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2, 3, 273 (September 1994)
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.