Abstract
To lay the foundations of a quantitative understanding of the IBM 3090E vector performance we review the architecture of the vector facility and the three-level memory hierarchy, we derive timing formulae for the basic arithmetic, load, and store instructions and we pinpoint the influence of the cache design. As an application we explain the impact which the architecture imposes on the vector performance of algorithms from linear algebra.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
