Abstract
An analytic model for electron velocity overshoot in advanced silicon-based bipolar junction transistors (BJTs) is presented. The model, which characterizes an effective saturated drift velocity in the collector space-charge regions, is intended for circuit simulation and has been implemented in MMSPICE. The model is based on a nonlocal augmented drift-velocity formalism that involves a length coefficient derived from Monte Carlo simulations. A phenomenological representation of the associated velocity relaxation is defined to be consistent with the overshoot analysis. Demonstrative MMSPICE device and circuit simulations show that effects of velocity overshoot in contemporary silicon BJTs produce only small performance enhancements, but can be exploited to optimize design tradeoffs in scaled technologies. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
