Abstract
This work presents the analysis of the interface trap density in triple-gate silicon-on-insulator FinFET gated-diode structures with different TiN gate electrode thickness and fin widths by using the charge pumping technique. It is shown that a thicker metal gate corresponds with more traps. The fin width comparison shows that narrow fin devices exhibit a higher interface trap density due to the (110) sidewall contribution.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
