Analysis of probability and energy of nanometre CMOS circuits in presence of noise

Abstract

Motivated by the necessity to consider probabilistic approaches to future designs, probability and switching energy characteristics of probabilistic CMOS (PCMOS) circuits are analysed. Using 90 and 65 nm processes, detailed analytical models for the probability of correctness (p) of these circuits are developed and verified through circuit simulations.