Abstract
A comparison between a conventional body floating single pole double throw (SPDT) CMOS switch design and a proposed switched gate floating CMOS SPDT switch design based on an analysis of parasitic effects is presented. In standard CMOS technology, the switched gate floating switch is analytically proved to have higher isolation owing to the alleviation of parasitic diode and substrate coupling effects in the operation state. The proposed switch maintains a similar insertion loss as conventional swithches while achieving an average of 6 dB isolation improvement over the operating frequency, which agrees well with the presented analysis.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
