Abstract
The resolution concept of k1 is introduced along with various methods to reduce the k1 through resolution enhancement techniques. The edge placement error (EPE) of a 5nm node SRAM is analyzed in detail for aligning a via 0 (V0) layer to the metal 0 (M0) layer. These layers are optimized with source mask optimization (SMO), and the EPE is minimized from stochastics, global critical dimension uniformity (CDU), overlay, optical proximity correction (OPC) error, and scanner matching error. The largest source of error in EPE is from stochastic EPE (SEPE) in which 5nm of maximum EPE is produced. Since SEPE is difficult to reduce, more emphasis needs to be placed on reducing the overlay EPE in order to reduce the total EPE.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
