Abstract
Based on the discussion of traditional dual-array charge scaling D/A conversion approach, an improved D/A network for successive approximation A/D converter (ADC) is proposed in this letter. With a unit capacitor instead of traditional non-integral scaling capacitor and by adding several additional logic control signals, this novel D/A network is easier to realize in process than traditional dual-array approach. Theoretical analysis and high-level Matlab modeling results prove that this improved D/A network is suitable for embedded SoC applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
