Abstract
A high gain two-stage amplifier is presented in this paper, with detailed theoretical analysis. The proposed topology employs positive resistive-capacitive feedback to introduce an extra left half plane zero to cancel a non-dominant pole at the output of the first stage. Since the dominant pole is at the output of the amplifier, stability of the amplifier will not be sensitive to load variations. The proposed amplifier is designed in a 0.18µm complementary metal-oxide-semiconductor process with a core area of 2597µm2. The amplifier dissipates 0.896mW from a 1.8V power supply. Also, DC gain, gain bandwidth (GBW), phase margin and slew rate for a 10pF capacitive load are 79.5dB, 93.6MHz, 66.9° and 18.2V/µS, respectively. Moreover, the proposed amplifier topology and the adopted compensation scheme provide 35.3dB for common-mode rejection ratio and 27.1dB for positive power supply rejection ratio at GBW frequency. For 1% and 0.1% accuracy, settling times of the proposed two-stage amplifier are 31.2 and 47.3ns for 0.5V input signal and 10pF capacitive load. Simulation results confirm convenient performance of the circuit at all process corners, in the presence of a mismatch, power supply noise and input common mode variations.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
