Abstract
Abstract: This paper proposes new current mirror layout strategies which are being designed using 180nm technologies using cadence virtuoso layout software. The performances of circuit is also being analysed in L edit window by varying input current and input voltages values or by changing arrangement of N- Type-Mosfet. Simulation results show a significant improvement in matching characteristics of the proposed structures over what is achievable with existing layout techniques in demanding applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal for Research in Applied Science and Engineering Technology
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
