Abstract

Abstract: This paper proposes new current mirror layout strategies which are being designed using 180nm technologies using cadence virtuoso layout software. The performances of circuit is also being analysed in L edit window by varying input current and input voltages values or by changing arrangement of N- Type-Mosfet. Simulation results show a significant improvement in matching characteristics of the proposed structures over what is achievable with existing layout techniques in demanding applications.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call