Abstract
This paper describes an address event representation (AER) transceiver chip that accepts 2D images and produces 2D output images equal to the input filtered by even and odd symmetric orientation selective spatial filters. Both input and output are encoded as spike trains using a differential ON/OFF representation, conserving energy and AER bandwidth. The spatial filtering is performed by symmetric analog circuits that operate on input currents obtained by integrating the input spike trains, and which preserve the ON/OFF representation. This chip is a key component of a multi-chip system we are constructing that is inspired by the visual cortex. We present measured results from a 32 /spl times/ 64 pixel prototype, which was fabricated in the TSMC 0.25 /spl mu/m process on a 3.84 mm by 2.54 mm die. Quiescent power dissipation was 3 mW.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
