Abstract

The CP20K series of field-programmable gate array (FPGA) chips is described. Consisting of an array of individual CMOS transistors and small logic elements linked via antifuse-programmable interconnections to form large functional blocks, the CP20K closely mimics the flexibility and capacity of a mask-programmable gate array (MPGA). It is shown that the chip's fine-grained architecture makes it easy to use logic synthesis tools because area and performance can be traded off exactly as in MPGA logic synthesis.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.