Abstract
In order to reduce the design difficulties, the input sample-and-hold amplifier (SHA) is often removed in the nested background calibration of the CMOS pipelined analog-to-digital converters (ADC). The system uses a dual-channel LMS adaptive digital background calibration algorithm, and the reference ADC was calibrated in the foreground. Without the input SHA, the sampling-time error between the two channels is inevitable, requiring a new timing compensation block to be added to the digital background calibration algorithm. Simulations show that with the proposed method, the timing error is greatly reduced, and the tradeoffs between accuracy and power dissipation are relaxed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
