Abstract
In this work, we investigate the use of hardware at the chip level to support some fundamental Web mining operations. Both software and hardware versions of the same operators are implemented on field programmable gate arrays (FPGAs). The software versions are executed on a soft IP core on the same FPGA chip as the hardware implementation, ensuring their fair performance comparison. The hardware operators are structured hierarchically following the bottom-up and platform-based design strategies. These design approaches provide the opportunity to measure the performance of the respective hardware and software operators at various levels of abstraction. Our proof of concept investigation has shown that with the proper system-level design strategies, there is a tremendous potential in hardware support at the chip level for information retrieval and Web mining operations.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
