Abstract
A switched-capacitor (SC) inductance simulation circuit which simulates floating inductance using only one unity-gain buffer (UGB) and which is controlled by a two-phase clock is described. The inductor improves the sensitivity of a previously proposed circuit without degrading its features. The spread between capacitor values is four, and that of the whole filter which uses the SC inductor tends to be small. In addition, the circuit is insensitive to the parasitic capacitance which arises from the bottom plates of the integrated capacitors. Experimental results for a fifth-order low-pass filter using the proposed SC inductor are described. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
