Abstract

This paper presents a high gain and wide bandwidth fully differential operational amplifier (op amp) used in a sample and hold amplifier (SHA) circuit for a 12bit, 50Ms/s pipelined ADC. The gain-boosted technique is adopted to achieve a high gain without reduction of the output swing, while a new frequency compensation method is developed to compensate the bandwidth degradation caused by the gain-boosted structure. Simulation results show that the amplifier exhibits a gain of 114dB, unity gain bandwidth of 721MHz, and 2V output range from a single 3.3V supply. A sample and hold circuit employing the amplifier is implemented in a commercial 0.35µm CMOS process, the measurement results show that the amplifier should meet the requirement for the pipelined ADC operating at up to 50MHz sampling clock.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.