Abstract

An Improved Design of Low-Power High-Speed Accuracy Scalable Approximate Multiplier

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Paper Title
Journal
Date
Author
PPBAM:A Preprocessing-based Power-Efficient Approximate Multiplier Design for CNN
Tao Huang ... Run Run
-
Tao Huang, et. al.Tao Huang ... Run Run
28 Oct 2022
Novel Approximate Multiplier Designs for Edge Detection Application
Viraj Bharadwaj Korede ... Yashaswi Mannepalli
-
Viraj Bharadwaj Korede, et. al.Viraj Bharadwaj Korede ... Yashaswi Mannepalli
22 Jun 2021
Design of power-efficient approximate multipliers for approximate artificial neural networks
Lukas Sekanina ... Vojtech Mrazek
-
Lukas Sekanina, et. al.Lukas Sekanina ... Vojtech Mrazek
07 Nov 2016
Design Exploration of Small Bit-Width Multipliers Using Approximate Logic Design (ALD) Tool
Ruizhe Ma ... Chenghua Wang
-
Ruizhe Ma, et. al.Ruizhe Ma ... Chenghua Wang
01 Nov 2018
View more papers

More From: Journal of VLSI circuits and systems

Paper Title
Journal
Date
Author
Detection Of Soft Errors in Clock Synthesizers and Latency Reduction Throgh Voltage Scaling Mechanism
-
Journal of VLSI circuits and systems | VOL. 6
--
01 Jan 2024
A LOW POWER ADIABATIC APPROACH FOR SCALED VLSI CIRCUITS
-
Journal of VLSI circuits and systems | VOL. 6
--
01 Jan 2024
A Hybrid Optical-Acoustic Modem Based on MimoOfdm for Reliable Data Transmission in Green Underwater Wireless Communication
-
Journal of VLSI circuits and systems | VOL. 6
--
01 Jan 2024
Design and VLSI implementation of SAR Analog to Digital Converter Using Analog Mixed Signal
-
Journal of VLSI circuits and systems | VOL. 6
--
01 Jan 2024
View more papers