Abstract
A linear systolic array of 256 cells for computing the Goldbach partitions has been designed and implemented on the FPGA PeRLe-1 platform. Fast computation is achieved using a counter based on a pseudo-random bit generator. Beyond this application we show that FPGA technology tends to promote such applications.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have