Abstract
In this paper, we present a new architecture for a two-dimensional (2D) inverse discrete cosine transform (IDCT) core based on a modified radix-4 on-line CORDIC algorithm and distributed arithmetic (DA). The architecture is designed to take advantage of the carry-free addition property of redundant number representation and the multiplierless property of DA. The core operates on blocks of 8/spl times/8 pixels, with 12-bit and 9-bit precision for inputs and outputs, respectively. The proposed design is implemented on Xilinx Virtex XC2V 1000 FPGA. The test results show that the core for IDCT can operate at 100 MHz, while meeting the accuracy requirements of the CCITT H.26x standard.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
