Abstract

Algorithms have been studied using Monte Carlo techniques and implemented in a fast Xilinx Virtex II pro FPGA, in order to calculate and remove after pedestal subtraction the common mode of a group of adjacent channels. The implementation of the algorithms has been optimized both for speed and minimal FPGA resources, in order to be used in multi-channel applications. This work has been carried out in order to define the optimum algorithm for common mode calculation to be implemented for common mode rejection in the CMS preshower detector

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.