Abstract
Low density parity check (LDPC) codes are error-correcting codes that offer huge advantages in terms of coding gain, throughput and power dissipation. Error correction algorithms are often implemented in hardware for fast processing to meet the real-time needs of communication systems. However hardware implementation of LDPC decoders using traditional hardware description language (HDL) based approach is a complex and time consuming task. This paper presents an efficient automated high level approach to designing LDPC decoders using a collection of high level modelling tools. High data rate Multi-Gbps LDPC decoders have been developed and implemented on FPGA using the proposed methodology. These Multi-Gbps LDPC decoders can be utilized in the latest generation of high data rate wireless communication such as WLAN, WiMAX and DVB-S2.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.