Abstract
Alignment between lithography layers is essential for device fabrication. A minor defect in a single marker can lead to incorrect alignment and this can be the source of wafer reworks. In this paper we show that this can be prevented by using extra alignment markers to check the alignment during patterning, rather than inspecting vernier patterns after the exposure is completed. Accurate vernier patterns can often only be read after pattern transfer has been carried out. We also show that by using a Penrose tile as a marker it is possible to locate the marker to about 1nm without fully exposing the resist. This means that the marker can be reused with full accuracy, thus improving the layer to layer alignment accuracy. Lithography tool noise limits the process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.