Abstract

Beyond 32nm node, gate last integration scheme had become a mainstream because it ensures the thermal stability of high-kand metal gate stack by applying the metal gate after the high temperature source/drain activation anneal. During HKMG gate last CMOS integration, metal gate chemical and mechanical planarization (CMP) is an indispensable and key process step. Al metal gate is firstly introduced from 32nm node by Intel, which brought new process challenges for Al filling and correspondent CMP. We adopted W as metal gate using atomic layer deposition (ALD) method, besides of ALD W ideal fill capability, compatibility with traditional W CMP is also taken into account.Different ALD W layers were prepared using B2H6 base and SiH4 base. Removal rate, surface roughness and electrochemical characteristic in W slurry were examined for two types ALD W. The removal rate of B2H6 base ALD W was high than that of SiH4 base. RMS of ALD W with SiH4 and B2H6 base were all less than 1nm after CMP. The adhesion of SiH4 base ALD W between W and barrier layer was stronger than that of B2H6 base ALD W. B2H6 base ALD W has better filling ability than that of SiH4 base ALD W for small size gate trench. Compared with single base ALD W filling metal gate, B2H6 base ALD W filling with SiH4 base ALD W pre-treatment was more benefit to decrease metal gate dishing after CMP process.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.