Abstract
This paper presents some FPGA-based implementations of the private key Advanced Encryption Standard (AES) cryptography algorithm. The technological fixed target is one V1000BG560 Xilinx Virtex FPGA. A basic architecture is presented first for a 256-bit Cipher Key and a 256-bit Block configuration. Partially pipelined structures were also implemented and perform a throughput rate proportional to the pipeline degree. These improved architectures can ensure high speed encryption by processing several Blocks of the plaintext concurrently. In return they need more logic resources. The resources being limited to the Virtex device ones, the highest speed implementations will loose flexibility as for the choice of the number of bits coding the Cipher Key or the Blocks. Different implementation results illustrating this time - flexibility tradeoff are presented and commented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
